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ABSTRACT
Heterogeneous computing system increases the performance
of parallel computing in many domain of general purpose
computing with CPU, GPU and other accelerators. With
Hardware developments, the software developments like Com-
pute Unied Device Architecture(CUDA) and Open Com-
puting Language (OpenCL) try to oer a simple and visu-
alized tool for parallel computing. But it turn out to be
more dicult than programming on CPU platform for opti-
mization of performance. For one kind of parallel computing
application, there are dierent conguration and parameter-
s for various hardware platforms. In this paper, we apply
the Hybrid Multi-cores Parallel Programming(HMPP)[1][2]
to automatic-generates tunable code for GPU platform and
show the result of implementation of Stereo Matching with
detailed comparison with C code version and manual CUD-
A version. The experimental results show that the default
and optimized HMPP have the approximative 1 compared
with CUDA implementation. And the HMPP workbench
can greatly reduce the time of application development us-
ing parallel computing device.
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Stereo vision is a well suited technology which oer a pre-
cise description of 3D information[3]. Stereo Matching uses
only two cameras and a processing unit to do the dispari-
ty matching and 3D reconstruction. In the same time, the
exploitation of parallel programming tool on heterogenous
system and architectures such as GPU, APU, FPGA and so
on. For the GPU, there are great number of community em-
ploying the CUDA which proposed by Nvidia in 2007. Com-
paring with CUDA, Open Computing Language (OpenCL)
provide better portable feature on multi hardware platform,
make the heterogenous parallel computing possible not on-
ly on GPU platform[4]. Recently, Altera also propose their
OpenCL solutions for FPGA in order to get the low power
and quick to market[5]. In order to achieve the best per-
formance in dierent platforms, we must follow some stric-
t rules to transform the code form single core systems to
heterogeneous or multi-core systems. All the procedures of
transformation is complicated and much more redundancy.
In our work, we use HMPPWorkbench 3.0, a directive-based
compiler targeted to GPUs and CPUs. Based on HMPP,
programmers transform sequential code using paired direc-
tives to automatically generate CUDA or OpenCL kernels
for various applications.
 codelet: routine implementation
 callsite: routine invocation
Basicly with HMPP, using only these two paired directives
can replace the procedure of manual writing the complex
CUDA or OpenCL kernel code. Scott proposed a method of
auto-tuning and optimize the code with several applicable
transformation congurations and then pick the optimized
version of the code with the best performance[2]. Jianbin
propose an auto-tuning solution to data streams clustering
with OpenCL[6]. In our work, we convert the sequential
C code to parallel versions of Stereo Matching kernel with
optimized HMPP directives in order to obtain better per-
formance compared with those default HMPP and manual
CUDA kernels. These contributions of our work are:
 showing that automatic optimizing HMPP complier
HMPP can be used to eectively parallelize and gen-
erate the GPU kernels.
 analyzing dierence of performance of the HMPP CU-
DA (CUDA kernel generated by HMPP) and manual
CUDA kernel
Section 2 elaborate the optimization strategies of convert
C code to CUDA / OpenCL kernel code. Section 3 presents
the Parallel Computing with HMPP. Section 4 presents the
stereo matching algorithm and the implementation of HMP-
P. Section 5 illustrate the experiments results between the
manual CUDA and HMPP CUDA. A brief conclusion is giv-
en in section 6.
2. TRANSFORMATION RULES
Before we use HMPP to transform C code to CUDA /
OpenCL kernel code, we must acquaint the rules about pro-
gramming with the parallel computing device. we present
some optimization strategies for transformation used in our
work.
2.1 Data Transferring
In the image or video processing, there are several hun-
dreds even thousand MB data to process. So we should
avoid the unnecessary data transferring between host and
device. The best choice is transfer as much as possible date
at one time to fully utilize the bandwidth of GPU.
2.2 Fully Saturate The Computing Resource
Using parallel computing language, programmers should
think about the practical infrastructure of dierent plat-
forms. Because no one cannot ensure that the same ker-
nel has the best performance on dierent platforms. Sup-
posing that NVIDIA's GPU support 512 active threads per
Compute Unit and ATI's GPU support 1024 active thread-
s per Compute Unit, our experiments use 256 threads as
one group which means only 33:3% and 25% capability of
Compute Unit be used in NVIDIA's and ATI's GPU sep-
arately. Therefore Programmers should organize as much
as possible threads to fully employ the compute resource of
device. In the Section 5, we illustrate the occupancy of our
experimental device in dierent conditions.
2.3 Use shared memory
Because of on chip, the shared memory is much faster than
the device memory. In fact, accessing the shared memory
is as faster as accessing a register, and the shared memo-
ry latency is roughly 100x lower than the device memory
latency tested in our experiments. To get maximum perfor-
mance, the most important point is to use shared memory
but avoid banks conict. In order to run faster and avoid re-
fetching from device memory, programmers should put the
data into the local memory ahead of complex and repeated
computing.
3. PARALLEL COMPUTINGWITH HMPP
Figure 1: HMPP Workbench framework.
Recently more and more powerful multi-core intergraded
architecture like Nvidia tegra3(Quad-Core CPU, 12 core G-
PU supporting 3D stereo)[7], Snapdragon S4 APQ8064(Quad-
Core CPU, Adreno 320 GPU supporting OpenCL)[8] sup-
port the parallel programming model like OpenCL. In such
All-in-one chips, GPU is not only play the part of rending
and display, it also can be responsible for the general scien-
tic computing based on their powerful computing capaci-
ty and the greater bandwidth. The HMPP directive-based
programming model oers a powerful syntax to eciently
ooad computations on hardware accelerators and keep the
original C or Fortran codes. Figure 2 show the HMPPWork-
bench framework.
The basic paired directives syntax of HMPP are as follow:
. . .
//HMPP cod e l e t
#pragma hmpp l ab e l 1 code l e t , t a r g e t=CUDA
void t e s t ( int n , int A[ n ] , int B[ n ] ) f
for ( int i = 0 ; i < n ; i++)f
B[ i ] = A[ i ]  A[ i ] ;
g
g
. . .
int main ( int argc , char  argv )
f
. . .
//HMPP c a l l s i t e
#pragma hmpp t e s t c a l l s i t e
t e s t (99 , A, B) ;
. . .
g
Codelet is used before the denition of C functions which
could be transformed in to parallel kernels. Callsite is the
HMPP directive for invocation on such an accelerator device.
4. STEREOMATCHING ALGORITHMS
Stereo vision aim to reconstruct a disparity map (depth
information) from two views. For real-time stereo systems
both speed and accuracy are crucial criterions. In order to
satisfy the demand of real time, it must be with the benet of
hardware acceleration, especially data parallel architectures-
GPU. After analyzing the sequential C code of stereo vision,
the most stereo matching algorithms spent a large percent
of workload data parallel computing around every pixels. So
the stereo matching is suitable for CUDA or HMPP accel-
erating. Here we adopt the ESAW (exponential step size
adaptive weight)[9] and ESMP (exponential step size mes-
sage propagation)[10]stereo algorithm, because the author
oer the source code of CUDA to download and we can
compare the performance of the manual CUDA and CUDA
generated by HMPP directly.
4.1 Default HMPP Transformation
For the version of HMPP CUDA, we only insert these two
lines directives into the source C code without any modi-
cation like that:
. . .
#pragma hmpp s t e r e o code l e t , t a r g e t=CUDA,
extern void s t e r e o ( )
f . . . g
. . .
int main ( int argc , char  argv )
f
. . .
#pragma hmpp s t e r e o c a l l s i t e
s t e r e o ( ) ;
. . .
g
Only two lines HMPP directives codelet and callsite can
replace writing complicated manual CUDA code. And the
dierence of performance between the manual CUDA and
HMPP CUDA will be described in the section 5.
4.2 Optimized HMPP Transformation
As we illustrated in the Section2, we should use the shared
memory and even L1 cache to optimize the HMPP code. In
our Optimized version of HMPP code:
1. we use the hmppcg directives to determine which loop
should be parallelized.
//Exemple : HMPP d i r e c t i v e s : un r o l l f o r l o o p
#pragma hmppcg g r i d i f y ( j , i )
for ( j = 0 ; j < HEIGHT; j++)f
for ( i = 0 ; i < WIDTH; i++)f
. . .
g
g
2. we use the hmppcg grid to allcate the buer to shared
memory.
#pragma hmppcg gr id shared buf fer name
3. Through the conguration of L1 cache preference, there
is obvious improvement of performance as described in
the section 5.
cudaDeviceSetCacheConfig ( args ) ;
args = cudaFuncCachePreferL1 ;
5. EXPERIMENTAL RESULTS
Table 1: Consumed time (ms)
C code Manual CUDA HMPP CUDA
ESAW 3520 190 290
ESMP 6230 220 320
Figure 2: Performance of ESAW and ESMP.
5.1 Experiment Environment
Our experiment environment is congured as follow:
 CPU: Inter Xeon W3540 (8 cores, 2.93GHz)
 GPU: Nvidia Quadro FX 3700 (128 cuda cores, 1 GB
memory)
 OS: ubuntu 12.04 LTS
 CUDA: v4.2.9
 HMPP-Workbench: v3.2.1
5.2 Consumed Time Measure
We test the ESAW and ESMP algorithms in such three
implementations:
 C code
 Manual written CUDA code
 HMPP CUDA code
And we set the the iteration times = 9 in both ESAW and
ESMP algorithms, keep the others parameters default. From
the experimental results as described in the Table 1 and
Figure 2, we can see that both manual CUDA and HMPP
CUDA have the obvious speed-up compared with C code im-
plementation of ESAW and ESMP algorithms. The manual
CUDA obtains 18.5x to 28.3x speed-up, corresponding with
HMPP CUDA's 12.1x to 19.5x speed-up. After analyzing
the dierence performance between the manual CUDA and
HMPP CUDA, there are two main factors:
 Dierent transferring between GPU and host
 Dierent occupancy of GPU
By the Nvidia CUDA proler, both the time consumed of
manual CUDA implementation and HMPP CUDA imple-
mentation are classied into three groups: 1. H2D (trans-
ferring data from host to device like GPU), 2. kernel (func-
tions executed on GPU to realize the algorithms), 3. D2H
(transferring data from device to host). As described in the
Figure 3, we can see that the manual CUDA cost two much
time on D2H(almost 50% time consumed total) which even
close to the kernel consumed time.
Figure 3: Performance Details (H2D (transferring
data from host to device like GPU), kernel (func-
tions executed on GPU to realize the algorithms),
D2H (transferring data from device to host))
5.3 Occupancy
As discussed in the Section 2, occupancy is the key fac-
tor to determine whether these kernels can fully saturate
the computing device. According to the Nvidia proler, the
manual CUDA didn't make use of the GPU computing unit
very well as shown in the Figure 4 and 5. Most of time, the
manual CUDA only take 33% or 66% occupancy of our GPU
device. And the HMPP CUDA take 66% occupancy in the
most time which is better than the manual CUDA. And the
same kernel maybe has the dierent occupancy on dierent
device. This is the problems of determining the best code
transformation at a high level compiler like HMPP.
5.4 Optimized HMPP Transformation
Because the conguration of L1 cache preference need the
compute capability 2.x, but our GPU-Quadro FX 3700 only
has compute capability 1.1. So we change to another GPU
platform GeForce GTX 550 Ti for the esperiment of Opti-
mized HMPP. For the ESAW algorithm, we get the result
of 60ms for manual CUDA and 80ms for HMPP CUDA. It
mean that the HMPP CUDA can obtain the close perfor-
mance as manual CUDA even have the chance to exceed it.
The millions of disparity per second(MDS) is another crite-
rion of real-time stereo vision system. The optimized HMPP
CUDA can achieve 79.5 MDS which meets the demand of
real-time stereo vision.
5.5 Comparison of Disparity Map
We use the two series image: Cones and Teddy for the
test as shown in the Figure 6, and executed using GPU, we
get the nal visual disparity map of the manual CUDA and
HMPP CUDA separately as shown in the Figure 7. There
are little dierence between the two version Disparity Map
and the error rate of Disparity Map are as follow:(waiting
the result)
Figure 4: Occupancy details of manual and HMPP
CUDA for ESAW.
Figure 5: Occupancy details of manual and HMPP
CUDA for ESMP.
6. CONCLUSION
In this work, we use the directive-based HMPP Work-
bench to generate the CUDA kernel code and optimized
the HMPP directive for bettter performance. With HMP-
P, we were able to quickly generate dierent versions of
portable code on dierent device NVIDIA GPU (CUDA tar-
get), AMD GPU (OpenCL), Intel MIC(coming soon). The
experimental results show that the default and optimized
HMPP have the approximative performance compared with
CUDA implementation. And the HMPP workbench can
greatly reduce the time of application development using
parallel computing device.
Figure 6: Source image of Cones and Teddy.
Figure 7: ESAW.
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